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ABSTRACT 
455 
Classical switching theory fails to account for some key structural and 
logical properties of the transistor circuits used in VLSI design. This pa-
per proposes a new logic design methodology called CSA theory which is suit-
able for VLSI. Three kinds of primitive logic devices are defined: connec-
tors (C), switches (S), and attenuators (A); the latter have the characteris-
tics of pullup/pulldown components. It is shown that four new logic values 
are required, in addition to the usual Boolean 0 and 1 values. These values 
introduce a concept of gain or drive capability into logic design; they also 
account for the high-impedance state of tri-state devices. The elements of 
CSA theory and its application to some basic VLSI design problems are des-
cribed. It is demonstrated that CSA theory provides a more powerful and more 
rigorous replacement for the mixed logic/electronic methods currently used in 
VLSI design. 
This research was supported by the National Science Foundation under Grant 
No . MCS78-26153, and by the Naval Electronic Systems Command under Contract 
No. N00039-80-C-064l. 
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1. INTROOUCTI ON 
The development of very large-scale integrated (VLSI) circuits using the 
philosophy espoused by Mead and Conway [1] and others involves a complex in-
terplay of various design techniques at the electronic, logical and systems 
levels. These techniques are ad hoc for the most part, with the result that 
the VLSI designer is mainly guided by experience rather than theory. It might 
be expected that the large body of results in switching theory and l ogic de-
sign that has accumulated over the past 40 years can readily be applied to 
VLSI design, at least for analysis purposes if not for synthesis. This does 
not appear to be the case, however. Several rea sons may be cited for this. 
(1) The basic component of VLSI circuits is the MOS transistor whose 
logical behavior is that of a three-terminal digital switch. Neither of the 
classical models from switch ing theory, branch-type networks (also called 
contact networks) or gate-type networks [2], adequately capture the structure 
or logical behavior of MOS transistor circuits. The primitive components of 
gate-type circuits are logic gates which allow signal transmission in one di-
rection only . An MOS transistor, on the other hand, is inherently bidirec-
tional. The components of branch-type networks are (relay) contacts. A con-
tact i s bidirectional, but unlike a tra ns i s t or, it i s ba s ically a two-terminal 
device . 
(2) Classical switching theory hides some types of logic devices that 
have a significant impact on integrated circuit design and layo ut. For ex-
ample, it does not recognize the important role played by connectors in logi-
cal behavior. Connections to power and ground are omitted from standard logic 
diagrams, yet they are the sources of the logical 0 and 1 values on which the 
logi ca l operation of all circuits depends . The selection and layout of con-
nectors is a centra l issue in VLSI design. Components like amplifiers and 
pullup/pulldown loads, which are crucial to proper logical or digital opera-
tion, are also invisible at the standard logi c level. To see these devi ces 
we must move to the more detailed electronic or analogue level. 
(3) Only the two logical values 0 and 1 are recognized in standard 
switching theory. However, in modern design practice extensive use is made of 
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at least one additional logic value, the high-impedance state Z. Indeed it 
has been suggested that MOS technology is inherently a three-state technol-
ogy [3]. 
At the present time, the usual remedy for the foregoing difficulties is 
to combine design methods from switching theory and electronic circuit theory 
heuristically. This results in "mixed" circuit diagrams which couple logic 
gates, transistors, etc. in a manner that, strictly speaking, is meaningless. 
It also causes important logic design techniques such as wired l ogic and tri-
state logic to be treated as anomalous special cases. 
In this paper a new logic design theory is introduced that attempts to 
overcome the difficulties cited above. The key components of this theory are 
connectors (C), switches (S) and attenuators (A); we therefore refer to it as 
CSA theory. A switch here is a three-terminal device that can accurately mo-
del the digital operation of a PMOS or NMOS transistor. An attenuator model s 
a pullup or pulldown load; it ha s no counterpartinclassical svJitching theory. 
Central to our approach is a six-valued logic which, in addition to the usual 
"strong" Boolean values 0 and 1, has "weak" versions of these va 1 ues denoted 
by 0 and T. This weak/ strong signal dichotomy allows the electronic concepts 
of signal amplification and attenuation to be transferred to the logic level. 
The high-impedance state Z i s also treated as an explicit logic value . CSA 
theory provides a uniform and consistent alternative to the mixed design ap-
proach mentioned earlier. It can be used to analyze both branch- and gate-
type networks , as well as such nonclassical structures as wired logic and tri-
state logic. 
Section 2 presents an informal development of the basic concerts of CSA 
theory. In Sec. 3 these ideas are presented in more rigorouc; and complete 
fashion. Finally in Sec. 4, CSA theory is applied to the design of a simple 
but important class of circuits, namely inverters . 
2. INFORMAL DEVELOPMENT 
In this section the basic concepts of connector and switch are examined 
in detail. We show that six logical values are needed for an adequate des-
cription of their behavior, as well as a new logic device which we call an 
attenuator. 
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Connectors 
In classical switching theory the only logical operation associated with 
a connector or wire is the trivial identify function v-+v. At the CSA level 
of complexity, connectors are seen as the fundamental devices for performing 
nontrivial operations of the AND and OR type. To demonstrate this, we first 
need a precise definition of a connector and its behavior. A teTminal T is a 
designated conenction point in a network; it is denoted by a black dot in lo-
gic diagrams as shown in Fig. la. A simple aonnccto~ is a continuous conduc-
ting path between two terminal s . It may represent a metal, diffusion or poly-
silicon conductor in an integrated circuit, and is represented by a lineasin 
Fig. lb. A (complex) aonneator is a linked set of simple connectors; Fig . lc 
shows an example. Any point in a connector may be designated a terminal, 
therefore a connector can be viewed as simply a sequence of contiguous ter-
minal s. 
T• 
{a) 
(c) 
(b) 
Fig. 1 (a) A terminal T. (b) A simple connector. (c) A gen eral 
connector C. 
Let V be the set of logic values or signals of interes t. V contains the 
usual Boolean constants 0 and 1; additional values will be added later. With 
every connector C we as sociate a set of input vaZuee vin(C) taken from V. The 
vin(C) values are typically derived from external signal sources that are con-
nected to C. Thus in the connector of Fig . 2a the external signal sources are 
indicated by arrows, and the input s ignal set is vi n( C) = {v1 ,v2,v3,v4 ,v5 ,v6). 
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I 
I 
tv{C) \ ~ v(C) 
Fi g. 2 (a ) Input-output s ignal s of the connector C. (b) An equ i v-
alent terminal T. 
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While several different input values may be applied t o a connecto r si multan-
eously, we ass ume that the connector produces a unique outr u• ~'.· !<-~ v( C) at 
all its terminal s , where v(C) E V. Thus if the physical signal s associated 
with Care voltages , then C ha s the equipotential property of a perfect el ec-
trical conductor. It follows that a complex connector can always be replaced 
by a single terminal as illustrated in Fig. 2b. 
Suppose that the input values v1,v2 E V are applied to connector C. For 
logical consistency and completeness , we require v(C ) t o be defined uni quel y 
for all possible combination s of v1 and v2 . We can write 
where # denotes the connection function impl emented by C. Let v1 and v2 as-
sume the values 0 and 1. If v1 = v2 , then we expect the following equations t o 
hold: 
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#(0,0) = 0 
#(l,l) = 
Joh n P . Hayes 
( l ) 
If v1;. v2 is allowed (thi s is normally considered to be improper behavior in 
binary switching circuits), then we need a third logic value which we denote 
U. U (for unknown) has frequently been used in logic simulation programs to 
model signal values during transitions between 0 and l, and the values asso-
ciated with uninitialized states [4]. We use U in the sense of a conflict 
value that results in the connector behavior de fined by the fol l owi ng se t 
of equations: 
#(0,1) = " (O,U) = #(l ,U) = #(U,U) = U (2 ) 
Next we consider the notion of a switch as a controlled connector, and show 
that it requires the introduction of three additional logic values. 
Switches 
A stJitch Sis defined here as a three-terminal device with a "control" 
terminal K and two symmetric "data" terminals 01 and 02. It is represented 
by the circuit symbol of Fig. 3a. The set of values V(O) i s assigned to 01 
and 02 . The set V( K) containing the two values ON and OF F is assigned t o K. 
Later we will equate V(K) and V(O). When v(K) =ON, 01 and 02 are joined by a 
connector as in Fig. 3b. When v(K) =OFF, there is no connection between o1 
and D2 via the switch. Examples of switches that can be ea sily made to con-
form to this model are a manual on-off switch, a single-contact relay , and an 
MOS tran s i s t or . 
ON1 
I 
K DI~D2 
s 
(a} 
...:D~I EK~J 3_:D~2 - __ 1 
( b} 
.OFF 
I 
I 
Fig. 3 (a) An isolated switch S, and (b) its behavior. 
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Suppose that an isolated switch S is to be used to control the s ignal 
value appearing at one of its data terminals, say 02. Intuitively the follow-
ing type of behavior i s expected: 
v(K) = ON implies v(02) = 
v(K) = OFF implies v(o2 ) = 0 
(3) 
(4) 
If v(K)=ON, then V(O J)=v(02), so we can satisfy (3} by applying the constant 
1 to OJ as shown in Fig. 3b. When v(K) =OFF, however, 02 becomes an isolated 
terminal, and it "floats" to a value that is distinct from 0 , 1 and U. We 
therefore introduce a new logical value Z to denote v(C) when C is an isolated 
connector. Z corresponds to the usual high-impedance state of tri-state lo-
gic. It is a weak va l ue in the sense that it can be overriden by each of the 
logic values 0, l and U. This suggests that Z should satisfy the following 
set of equations: 
#(O,Z) = 0 
.:i (l,Z) = 
( 5) 
;: (U,Z) u 
#(Z , Z) = z 
To satisfy (4) above, we can attempt to apply to OJ an external signal 
v that forces v(D2 ) to 0. Thus when v(K) =OFF, we require 
#(v ,Z) = 0 (6 ) 
To sati sfy (3) at the same time requires 
#{v ,l) = l (7) 
assuming that l has been applied to the input data terminal 01. It is easily 
seen that none of the values 0, l, U, Z can satisfy equations (1), (2), (5}, 
(6) and (7) simultaneously. Thus we introduce a fifth logical value denoted 
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0 which, like 0, is an acceptable "0-like" value in the r ea lization of Boolean 
function s . If we replace (6) and (7) by 
#(o,z) = o 
and 
#(0,1 ) = 1 (8) 
respectively, no contradiction results. Now (8) impli es that 1 overrides 0 
,.... 
when both are appli ed to the same connector, hence 0 is a wea k 0-like value, 
that is, a value with l ow (logi ca l) drive capability . In a similar manner, 
we define a weak 1- like value denoted T. The foregoing analysis suggests that 
0 and T should satisfy the following set of equations involving the connection 
operator r:: 
*(0, z) = F. (o,o) = 0 
:; (l, z) = !i (l,l) = 
:: (0, 0) = t: (l,O) = 0 (9) 
=' (0,1) = !! (l, 1) = 
~ (o.l) = =(O,u) = 7: (l ' u) = u 
Attenuators 
We have just seen that i f a swi t ch is used to transmit 0- like and 1-like 
,.... ,.... 
s i gnal s, we need two new values 0 and 1 that can be applied externally to its 
data terminal s. We now define a new logic el ement called an attenuator whose 
,.... 
function i s to generate 0 and 1. An attenuator i s a unidirectional two-
terminal device whose output i s 0 or l when 0 or 1 respect ively are applied to 
its input terminal. Figure 4 s hows the symbol used for an attenuator, a s well 
as its typical use to f orce the output of a switch to have values from the set 
,... ,.... 
{O,l,O,lJ. The circuit of Fi g. 4 i s thus a complete switching circuit that 
meets the original behavior spec ifications suggested by (3) and (4) . 
It is apparent from Fig . 4 that an attenuator i s a device that can pull 
an isolated connector up (from Z to l) or down (from Z to 0). It thus model s 
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I 
0 
A ttenuotor 
Fig. 4 Typical application of an attenuator. 
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the behavior of a pullup or pulldown device in an electronic circuit. This 
may be a resistor or, in the case of VLSI circuits, a load transistor. Since 
it also converts "strong" to "weak" signals, an attenuator can be rega rded 
as a digital impedance. 
The final primitive component we need is an amplifier that converts 0 
and T to 0 and 1 respectively . Standard amplifying devices perform this func-
tion satisfactorily, hence we denote our amplifiers by the standard triangle 
symbol of Fig. 5a. Note that an attenuator is the inverse of an amplifier, a 
fact that guided our choice of symbol for an attenuator. The attenuator sym-
bol contains a reversed amplifier, and also suggests an impedance or load ele-
ment. In accordance with normal logic design practice we inserta small circle 
in a line to denote the following nonamplifying inversion operation: 
,..., ....., 
1-+0, 0-+1, 1-+0, 0-+l, U-+U, Z-+Z. 
Thus an inverting amplifier can be represented as shown in Fig. 5b. 
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~}· C> ·{~ 
{a) 
• [>o • • cf> • (b) 
Fig. 5 (a) ~non- inverting amplifier. (b) Inverting amplifiers . 
3. THEORY 
We now present a formal description of CSA theory . A CSA network is com-
posed of four basic component types: n-terminal connectors, three-terminal 
switches, and two-terminal amplifiers and attenuators . Components are connec-
ted via their terminals, where a terminal is the simplest connector . The be-
havior of a network is determined by the output signal valuesofits terminals. 
A set of six logical s i gnal values i s recognized: v6 = {0,1 ,o,l,u,Z]. The be-
havior of all CSA component types is completely defined in terms of v6. 
Connection Function 
It is useful to introduce a concept of relative strength among the mem-
bers of v6. 
~l.'f<~fiit~OI 1: Let vl ,v2 E v6. vl i s (l,ogiccH!, ) St1"C'11Jtd" tha n 
v2, denoted v1 ::. v2, if E(v 1 , v2) = v1 where # is defined by Eqns. 
(1), (2), (5) and (9). 
The relation ~ imposes a partial ordering on v6 which is depicted graph-
ically in Fig. 6. Cl early U is stronge r than all other member of v6, whil e Z 
i s weaker than all other va l ues. The va lues 0 and l are not related by ~ 
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Strongest 
Weakest 
Fig. 6 Relative strength of the logic values in v6. 
because :!!(0 , 1) = U; these values are said to be contJ·..:.J,::•-;or •. Similarly 0 
~ . 
and 1 are contradictory. Using the foregoing notions, we can now generalize 
Eqns. (1), (2), (5) and (7) to obtain the following concise definition of thE 
behavior of a connector. 
Definition 2: (The k-place conn;.:ct·t:OJ. function i: ) Let C be a connector to 
which the input signals v1 ,v2, ... ,vk EV6 are applied; cf. Fig.2. C generates 
a unique output signal v(C) = =(v 1 ,v 2, .... vk) c v6 defined as follows. lf v1 , 
v2 , ... ,vk contain no contradictory values, then 
where vi .:= vj for all j=l,2, ... ,k. If v1,v2 , ... ,vk contain contradictory val-
ues, then 
The action of # on the members of v6 determines the interpretation of 
these logical quantities in practical digital circuits. Z i s the logical val-
ue of an i solated connector, and also corresponds precisely to the high-
impedance state used in tri-state circuits. 0 and 1 correspond to the usual 
Boolean variables 0 and 1. Here. however, they are seen as strong signals 
that can override their weaker counterparts 0 and 1. Thus 0 and 1 denote sig-
CALTECH CONFERENCE ON VLSIJ January 1981 
466 
John P. Haye s 
nals with high drive capability, such as power, ground, and amplifier output 
signals. 0 and l represent weak signals that have relatively low drive cap-
abili.ty; such signals are typically produced by passive load devices. Note 
that the Oandl signals are easily mapped onto Oand 1 respectively by passing 
them through an amplifier. Thus from the v iewpoint o f impLementing Boolean 
funetioY'.~~ we ma.,; ehooosc eithc1• 0 or 7f t o r er·resent Boolean zero~ and either 
1 or 1 to r rpr t.:s. nt Bootee;, onl . U represents a conflict resulting from the 
simultaneous application of contradictory Boolean values of equal strength t o 
a connector. U is not normally encountered in properly designed or "well-
vehaved" circuits. 
The standard Boolean operations AND and OR which do not require inver-
sions can be implemented by means of a connector alone . Suppose, for example, 
that k devices have their output terminals z 1 ,z 2 , .•. ,zk joined by a connector 
C. Let the values v1 ,v2 , .•• ,vk applied to C via the zi terminals be restric-
ted to the subset [0,1) of v6. Then v(C), which is defined by Def. 2,imple -
ments the OR function. This i s because a (strong) 1 applied to any terminal 
of C overrides a (weak) 0 applied to any other terminal of C. Similarly, when 
the v.'s are confined to {O,l}, C implements the AND function . It i s believed 
I 
that this type of "t..'ire3 logic" underlies the behavior of all switching cir-
cuits, including both branch and gate-type circuits . 
CSA Networks 
A switch, as indicated by Fig. 3, contains a control terminal K and two 
symmetric data terminals 01 and 02 • The switch i s homoreneous if the values 
that all three terminals can assume are identical, that i s , v(K) = v(D). A 
manual on-off switc h i s not homogeneous becau se v(K) and v(D) are defined in 
incompatible mechanical and electrical domains, respectively. An MOS transis-
tor i s homogeneous if the K input (the gate) and the D inputs (the source and 
drain) all employ the same digital voltage levels. An inhomogeneous switch is 
useful as a transducer between physically incompatible s i gnal domains. Here 
we will restrict our attention to homogeneous switches where all three termin-
al s may assume values from v6. 
Figure 7 defines the behavior of the most basic switch in terms of v6. 
The switch is turned on and off by the K values 1 and 0, respectively; there i s 
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no amplification or gain associated with this switch. It is also convenient 
to treat the other three switches of Fig. 7 as basic components of CSA net-
works. In the switch of Fig. 7b the polarity of the K terminal is reversed . 
The switches of Figs. 7c and 7d can be switched on or off by the weak control 
signal values land 0, thus they have built-in gain. These switches directly 
model the digital behavior of NMOS and PMOS transistors, respectively . In all 
cases we make the somewhat arbitrary assumption that v( D1) =v(D2 )=U when 
either Z or U is applied to K. It should be noted that other definitions of 
switch behavior may be more appropriate for some technologies or circuit con-
figuration s . Ne~·. switch types can be added to those of Fig. 7 as require d. 
(a) 
(b) 
K q ·*----t ...,__ ... D2 
-------...J 
(c) 
(d) 
v ( K) v ( 01 ) 
0 v 
v 
o,l,u, z u 
v(K) 
1 
0 
o,1,u,z 
v(K) 
0,0 
1,1 
u,z 
v ( K) 
1,1 
0,0 
u,z 
v ( 01 ) 
v 
v 
u 
v ( 01 ) 
v 
v 
u 
v ( 01 ) 
v 
v 
u 
z 
v 
u 
z 
v 
u 
z 
v 
u 
z 
v 
u 
Switch State 
Off 
On 
Undefined 
Switch State 
Off 
On 
Undefined 
Switch State 
Off 
On 
Undefined 
Switch Sta te 
Off 
On 
Undefinerl 
Fig. 7 Four basic switch types and their behavior. 
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Figure 8 formally defines attenuators and amplifiers. It i s easily shown that 
we can dispense with explicit amplifiers if amplifying switches of the kind 
appearing in Figs . 7c and 7d are available. 
vin vout 
IV· +vout 0,0 0 lm 1, l I I 
t <J I z z • u u T, T2 
(a) 
vin vout 
"' v. +vout 0,0 0 ltn 
"' I 1 , 1 
I I 
t [> I z z • T, T2 u u • 
(b) 
Fig. 8 Definition of (a) an attenuator, (b) an amplifier. 
A CSA netwcr k may be defined as a set of switches, attenuators and ampli-
fiers linked by connectors. The interconnection rules that yield well -behaved 
networks can be defined in several ways depending on the application at hand. 
In most cases we require network output signals to be confined to the subset 
[O,l,o,l} of v6. Z is a tolerable output value also, since an attenuator can 
be used to convert it to 0 or l. Only U represents an intolerable conflict 
state that cannot be overridden. We can generalize the concept of a CSA net-
work to include as primitive components or cells, any devices whose behavior 
can be described as a function on v6. This includes all standard combinati on-
al and sequential circuits that are defined on the Boolean subset ( 0, 1) of v6. 
Thus we can easily add high-level primitives like PLAs, decoders, registers, 
etc. to CSA-type circuits. 
Figure 9 shows two s impl e CSA networks that implement the logical OR op-
eration defined on {0, 1]. That of Fig.9a use s a parallel configuration of 
switches which is the standard branch (contact network) implementation of OR; 
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the attenuator makes the circuit act as a unidirectional OR gate. As this 
example suggests, both branch-type and gate-type networks can be modeled ef-
ficiently by means of CSA networks. However, CSA networks also include many 
useful structures that are not covered by cla ssical switching theory; the OR 
network of Fig.9b is an example. 
a a 
b 
e--•z=a+b 
1 
(a) (b) 
Fig. 9 Two CSA implementations of the OR operation. 
Characteristic Equations 
As in standard logical des ign it i s useful to be able to analyze CSA net-
works by means of algebraic functions and equations. While it is possible to 
represent CSA network behavior directly in terms of 6-valued functions such 
as #, it seems to be more useful to employ two-valued Boolean function s . To 
this end we associate a Boolean function zv(C) with each connector C such that 
zv(C) = 1 whenever v(C) = v E v6, and zv(C) = 0 otherwise. The behavior off can 
therefore be fully defined by means of the six functions z0 (C), z1(C), z0 (C) , 
z1(c), zz(C), zu(C), which we term the character istic: (BooZcan) function? of 
C. Characteristic functions for the basic CSA elements are easily derived. 
They can be described by truth tables as in Figs. 7 and 8, or by means of 
Boolean equations. Boolean equations that define the characteristic functions 
of the output terminal s of a CSA element are called its characteristic equa-
tions . By combining the characteristic equations of the individual components, 
characteristic equations describing the logical behavior of any CSA network 
can be constructed. 
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If a and b can assume any values from v6, the characteristic equations have 
the following slightly more complex forms: 
zl = a 1 b l + a l b 0 + a ob l 
,..... 
z 
0 
= aobo 
zu = a 0 +a 1 +au+ a z + bo + b 1 + bu + bz 
zo = ZT = z z = 0. 
4. APPLICATIONS 
A major objective of introducing CSA networks is to obtain logically con-
sistent replacements of the mixed-type diagrams widely used in VLSI design 
specification. Figure lla shows a representative mixed circuit N1 (from plate 
4 in [l]) which contains three distinct and basically incompatible type s of 
component symbols: logic symbols (the inverter I), standard electronic sym-
bols (the pullup transistor T0), and "stick" IC layout symbols (various con-
nectors and the transistors T1, T2 and T3). Figure llb shows the CSA equiv-
alent circuit N2 whose behavior can be rigorously defined in terms of v6 with-
out appealing to electronic or IC layout concepts. Note that there is a one-
to-one correspondence between the components and connectors of N1 and those of 
N2. Thu s the CSA network N2 can be used in the same manner as N1 to provide 
an approximate indication of the geometry of an IC i111plementing these circuits. 
Hence CSA circuits appear to be useful in the preliminary description of IC 
layouts. If desired, the connector (color-) coding scheme of Fig. lla can 
also be used in CSA networks. 
We next demonstrate the utility of CSA theory in a small but important 
asepct of VLSI des ign, the synthesis of inverters from MOS transi stors . Cla s-
sical logic design reveals none of the internal structure of inverters, which 
significantly affects their layout cost. Inverters are thoroughly analyzed 
from a VLSI viewpoint in [1,5] using electronic circuit models. We give here 
a parallel analysis for certain types of inverters using CSA logical models. 
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zo xOyT 
,y 
zl X ly T I = 
~ zo = xOyT zi = X 1 y T 
x--- ... • - --..z zz yF +xZyT Dl D2 = 
zu yz + YU + xUy T 
Fig . 10 Definition of switch behavior by means of characteristic 
Boolean equations. 
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Figure 10 shows a set of characteristic equations for the switch of Fig. 
7c . It i s conven ient in such equations to let T (true) denote either 1 or T, 
~ 
and F (false) denote either 0 or 0. Simi l ar equations defining connectors, 
attenuators, ampl ifiers, etc. can readi l y be obtained . Surprisingly, the 
characteristic equations for a connector (which must be equivalent to Def. 2 
above) are relatively complex. For i nstance, the conditions under which the 
connector output va l ue i s T can be specified are as fol l mvs . 
Despite this apparent complexity, the cha racteri sti c equc tions for well -behaved 
logic networks can often be reduced to forms that closely resemble standard 
Bool ean equations . Cons i der, for ins tance , the OR network of Fig . 9a . Assume 
that the val ues of the inputs a and bare confined to the subset ( 0,1} of v6, 
which will be the case i n any well -behaved CSA network employing thi s partic-
ul ar OR gate. Then the output funct i on z al ways assumes values from [0 ,1) ac-
cord ing t o the fo ll owing set of characteristic equations: 
z 
1 
= a 1 + b 1 
zo = a 
0 
. bo 
~ 
0 1 zu zz 0. z = z = = = 
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Power V00 --------~J.~---r,------r~~ ... ..l. . . . C?o .... 
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Fig. 11 (a) A typical mixed circuit. (b) The equivalent CSA network. 
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The building blocks of most VLSI circuits are MOS transistors that are 
configured either as transistor switches or a pullup/pulldown loads; of Fig . 
11. We therefore need only two CSA component types, switches and attenua-
tors. The switches may be amplifying or nonamplifying, inverting or non-
inverting, depending on the particular MOS technology being used. It is 
easily proven that at lea st two CSA components are needed to build an inver-
ter, and that the simplest inverter must contain either two switches , or a 
switch and an attenuator. Figure 12a shows an inverter composed of two 
switches of opposite K polarity. The fact that it inverts {0,1) can be 
quickly proven as follows. Suppose that the primary input x is 0. This 
causes switch s1 to close making a= 1, while simultaneously s2 opens making 
b= Z. The primary output z therefore assumes the value v(T2) = .!i{a ,b ) = 
#(l ,Z)=l=x. Conversely if x=l, then a=Z, b=O, and z=#(Z,O)=O. The 
behavior of this network can also be defined by the following characteristic 
equations: 
z 1 = xo 
/5 = zl = z U = / = 0. 
-Hence for any xE{O,l), z=x, so the network represents a Boolean NOT gate 
or inverter. If the switches are replaced by amplifying versions (see Fig. 
7), then the network of Fig. 12a also performs the inversions 0-+1 and l-+0. 
It models very closely both the structure and logical behavior of the CMOS 
inverter [5] appearing in Fig. 12b. 
Figure 12c shows another CSA inverter composed of two elements, this time 
,...., 
a switch and an attenuator. If the input signal x is 0 or 0, then s1 opens 
making a= Z. The attenuator's output signal b is l, therefore the primary 
output value z is determined by #(a ,b)= #(Z,l) =l. Similarly if x=l or 1, 
then a= 0, and z = #(o,T) = 0. Notice that in one case z assumes the weak 1-
like value 1 This asymmetri c lack of drive is indeed a basic characteri stic 
of the NMOS ratio-type inverter of Fig. 12d [1] which is repre sen ted at the 
CSA level by the network of Fig. 12c. Thus the CSA model describes the 
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Fig. 12. Various CSA inverter designs and the MOS circuits they 
model. 
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structure, logical behavior, and drive capability of this NMOS inverter . 
...... 
We can attempt to amplify the weak 1 output signal of the CSA network in 
Fig . 12c by adding more components. Figure 12e shows the most straightfor-
ward way of doing this. A second switch S2 is inserted in the line z to 
convert the offending 1 to 1; it does so s impl y by connecting the "power 
line" to the new primary output z' . To ensure that z' is also driven to 0 
when xis 1 or 1, we need the third switch s3. s3 is controlled by x and 
connects the "ground 1 ine" to z' . The result i s an inverter that always gen-
erates the strong output values 0 and 1. As Fig. 12f indicates, we have re-
invented the inverting super buffer [1], a standard circuit in VLSI design. 
It is used to replace the ratio-type inverter of Fig. 12d in situations where 
,...., 
the asymmetric output values 0 and 1 of the latter are unacceptable. 
5. DISCUSSION 
The logi ca l design theory presented here can be regarded as a refinement 
of standard two-valued switching theory which reveals some hidden varia bles 
and components that are of central importance in VLSI design. CSA components 
have the same number of terminal s as the MOS devices they model, so that a 
CSA network displays all the connectors of a circuit. Explicit representa-
tion of these connectors is essential in IC chip layout. Our approach also 
emphasizes the important role played by connectors in logical operations . CSA 
networks use attenuators to model pullup/pulldown devices which are hidden in 
classical logical de sign. These devices are at least as important as switches 
for example, they often occupy more chip area than simple switches . The new 
variables 0 and 1 allow a simplified concept of drive capa bility to be ap-
plied to logic circuits, while the variable Z represents a rigorous logical 
definition of the well-known high-impedance state . 
CSA networks can al so be viewed as simplified electronic circuits i n 
which only a few limiting values of the analogue signals being processed are 
retained. These are the logic values of interest in digital design, and are 
represented by v6. A CSA switch thus models only the digital behavior of a 
transistor switch, while an attenuator is a kind of _digital resi stor . The 
voltage-current signal values of a resistor R can vary over a continuous 
range; those of an attenuator A are confined to v6. Un like R, A has only two 
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modes of operation. In the fir st mode A is "non-conducting" where the out-
put values of its terminals are both r (0 or 0), or both T (lor 1). Thus 
there is no "logical potential " across A. In the other "conducting" mode 
of operation, one terminal of A has the value T, while the other has the 
value F. 
CSA theory provides a uniform and rigorous methodology for VLSI design. 
It employs logical component types that accurately model the digital behav-
ior and external interconnection requirements of MOS transistors . (Bipolar 
transistors can also be modeled.) It thereby eliminates much of the need 
for mixed logic/electronic models, and reduces VLSI design at this level to 
a logical rather than an electronics desi gn process. 
Much work remains to be done to determine the extent to which the CSA 
model can be used by VLSI designer s . Of particular interest is the develop-
ment of CSA-based desi gn al gorithms . These algorithms can be expected to be 
quite rigorous , and should be easy to incorporate into computer-aided des ign 
systems. CSA theory also appears to be promising for the anal ys is of the 
failure modes and testing requirements of VLSI systems. Unlike standard l o-
gic diagrams, a CSA network displays essentially all the connectors of a cir-
cuit, hence the standard connector stuck-at-0/l fault model [4] can be used 
more accurately. Furthermore this fault model can be augmented by stuc k-at-
0/l/Z fault type s . Stuck-at-Z faults are known to occur frequentl y in prac-
tice [3]. Stuck-at-0/ l faults can model certain types of load-dependent 
fa ilures . 
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